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Abstract 
This paper describes the gate electrode resistance of MOSFET and non-quasi-static (NQS) effect for 
RF operation. The vertical current paths between the silicide layer and poly-silicon are considered 
in the gate electrode. The vertical current paths are not effective in long-channel devices, but be-
come more significant in short-channel devices. The gate resistance including vertical current 
paths can reproduce the practical RF characteristics well. By careful separation of the above gate 
electrode resistance and the NQS effect, the small-signal gate-source admittance can be analyzed 
with 130-nm CMOS process. Elmore constant (κ) of the NQS gate-source resistance is about five for 
long-channel devices, while it decreases down to about three for short-channel devices. 
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1. Introduction 
CMOS device technology realizing low-power, large-scale integration and low-cost to manufacture is recently 
matching demands for miniaturization, low-power operation in wireless communication systems [1]-[4]. Scaling 
CMOS devices also are overwhelming the performance, such as unity-current-gain cut-off frequency ft, against 
bipolar junction transistors and compound semiconductor devices, which are popular in RF circuits [5]. So, RF 
system on chip (SoC) integrating from digital domain to RF analog domain can be realized. Although complex-
ity of such a RF SoC increases, its short development time is always forced. In such a situation, precise simula-
tions of analog/RF circuits are important, and more accurate MOSFET model and analysis of parasitic elements 
are needed for their implementations [6]-[8]. 
One of the important issues of the MOSFET model in RF operation is related to effective gate resistance 
which influences input impedance, maximum oscillation frequency fmax, and noise performance [9]-[11]. It is 
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especially important in the design of multi-band and wide-band CMOS low-noise-amplifiers (LNAs) [12]-[15]. 
The RF input resistance in common-source MOSFET has two factors [8] [16]-[18]. The first is related to the 
physical gate electrode. The second originates from the channel itself in the intrinsic MOSFET region and its 
coupling with the gate-source capacitance Cgs, which causes a relaxation-time dependent phenomenon of chan-
nel charge response for a time-varying input signal, so called non-quasi-static (NQS) effect [19] [20]. The NQS 
gate-source resistance Rgsi of the MOSFET operating in saturation region is approximately given by 
1 ,gsi
m
R
gκ
≈                                        (1) 
where gm is the transconductance, and the Elmore constant κ is five for long-channel and is reported to be as 
small as one for short-channel devices [17]. Because the above two resistance factors have a different gate size 
dependence [18], their separate analysis is important in scalable MOSFET model and is also useful in RF circuit 
design [8]. Therefore, the accurate resistance model of extrinsic gate electrode is required in advanced short- 
channel devices as well as the accurate prediction of κ. The accurate value of κ can be useful in some analytical 
design approaches of LNA [15] [21]. 
In this paper, we present high-accuracy gate electrode resistance model. The model presented includes the 
vertical current paths between the silicide and poly-silicon layers in MOSFET. By careful separation of the gate 
electrode resistance and the NQS effect, the small signal gate-source admittance can be analyzed. From these 
values, the κ is derived. 
This paper is organized as follows. Section 2 describes gate electrode resistances with vertical current paths. 
Section 3 presents a MOS equivalent circuit which includes extrinsic and intrinsic parameters, and mentions 
method of parameter extraction. In Section 4, some parameters extracted in 130-nm CMOS process as well as κ 
are verified and discussed. Finally, conclusions are drawn in Section 5. 
2. Gate Electrode Resistance of MOSFET 
The gate of conventional MOSFET model is composed of gate insulator, poly-silicon, silicide and metal. Figure 
1(a) illustrates top-view and cross section of n-channel MOSFET with a gate length L and gate width W in the 
silicided poly-silicon gate technology. When feeding the signal to gate, it propagates in horizontal direction of 
the silicide on the gate electrode surface, and then in vertical direction of poly-silicon and gate insulator to effect 
channel. Gate electrode resistance of the MOSFET is composed of gate contact resistance between connecting 
the metal and silicide, resistance of the silicide itself, the interface resistance between the silicide and poly-silicon,  
 
 
(a)                                        (b) 
Figure 1. (a) Top-view and cross section of MOSFET (both-side gate connection) and (b) equivalent circuit of gate unit 
element. 
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and vertical resistance of the poly-silicon itself [22]. The interface resistance is important in the vertical signal 
propagation [11], and its typical values are about 25 Ωμm2 (TiSi2) [11] and about 2 ~ 3 Ωμm2 (NiSi) [23]. In 
long-channel MOSFET, vertical current paths of the gate electrode are less effective than gate contact and sili-
cide resistance. However, as gate length decreases, the influence of vertical current paths becomes more effec-
tive. As gate width decreases, the horizontal resistance decreases, while the vertical resistance increases in-
versely proportional to the gate width. 
Each parts of gate electrode resistance can be expressed with lumped elements for the signal path length in a 
horizontal gate width direction dz using a transmission line model as illustrated in Figure 1(b), which is similar 
to that in silicided diffusion region [24]. Here, Rcg is unit gate contact resistance between the silicide and poly- 
silicon, ρsili is the sheet resistivity of the silicide, ρint is an interface resistivity between the silicide layer and 
poly-silicon, ρvp is the vertical resistivity of poly-silicon layer per unit dimension. Cox is unit capacitance of the 
gate insulator. For simplification in mathematical expression, sili siliR Lρ= , int intR Lρ= , vp vpR Lρ= . When 
Cgc is defined as the capacitance between the gate and channel, we can consider it as gc oxC W C L∝ . 
Considering the steady state at the angular frequency ω in Figure 1(b), the total admittance of vertical current 
path elements for unit signal propagation length on the gate electrode surface, Yvp, is given by 
( )
.
1
gc
vp
gc int vp
j C W
Y
j C R R W
ω
ω
=
+ +
                               (2) 
From the manipulation described in Appendix, the gate electrode resistance seen from the gate contact position 
for unit gate finger with length Wf is expressed as 
, ,3
f int vp
g ele sili
f
WkR
L LW
ρ ρ
ρ
+
= +                                (3) 
where k is 1 and 1/4 for a single-side and a both-side gate connections, respectively. 
Additionally, considering the gate contact between the silicide and metal as well as the gate extension to the 
channel area in a similar way based on the previous work [7], the gate electrode resistance for the number of 
gate finger Nf is expressed as 
,
3
f ext int vp cg
ge sili
f f f cg f
W W k RkR
LN LN W N N
ρ ρ
ρ
+ +
= + +                        (4) 
where Wext is the distance between the channel area edge and gate contact, and Ncg is the number of gate contacts 
per finger [7]. Capacitive coupling of the gate extension to the substrate is also considered in the above equation 
by using a factor 1/3. Compared to the previous works [7] [8], Equation (4) has the second term inversely pro-
portional to the channel area LNfWf, which originates from the vertical resistance elements. As the channel area 
decreases, this influence increases. 
3. Parameter Extraction for NQS Resistances 
In low-frequency operation, carriers in the channel can respond immediately to the applied terminal voltages, 
which correspond to charging and discharging of the gate-source capacitance Cgs. This is considered as quasi- 
static operation. On the other hand, as the operation frequency gets much higher, the channel resistance influ-
ences response time of the carriers, which is NQS operation. Although the transconductance, drain conductance 
and large-signal operation are influenced by the NQS effect, the influence of the small-signal gate-source ad-
mittance ygs is crucial in the multi-band and wide-band LNA designs. This paper focuses on the small-signal 
gate-source admittance. 
To estimate the NQS effect, the careful parameter extraction for MOSFET model is required. Figure 2(a) 
shows the small-signal equivalent circuit which includes external parasitic elements. In this work, the body is 
connected to the source, resulting in no body effect. Rgsi and Rgdi in Figure 2(b) give NQS effect. Rge is a gate 
electrode resistance, Rde and Rse are series resistances of drain and source, and Cgse and Cdse are overlap capacit-
ances between gate/source and drain/source. Extraction method separates extrinsic and intrinsic parameters from 
two-port parameters of the MOSFET. In the first step, the external resistances (Rge, Rde and Rse) and the external 
capacitances (Cgde, Cgse and Cdse) are de-embedded from the two-port parameters of the MOSFET, using the  
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(a)                                          (b) 
Figure 2. (a) Small-signal equivalent circuit of MOSFET including external parasitic elements and (b) its intrinsic part. 
 
de-embedding technique [8]. The estimation technique of the external resistances and capacitances are described 
later. In the second step, the equivalent circuit including only intrinsic parameters can be obtained. 
To estimate the external parameters, the cold biasing (VGS = VDS = 0 V) is utilized. It is assumed that the in-
trinsic parameters except for drain-source conductance gds are not presented in cold bias. External parameters are 
nearly independent on VGS. Thus, the Z-parameters of the MOSFET in the cold biasing can be obtained as fol-
lows: 
( )
( ) ( )
( )
22
11 ,
ds gse gde gde dseds gde
ge se
g C C B C Cg C
Z R R j
A A
ω ω
ω ω
+ + +
= + − − ⋅                  (5) 
( )
( ) ( )12 21
,ds gse gde gde gdese
g C C C BC
Z Z R j
A A
ω
ω ω
+
= = + − ⋅                        (6) 
( )
( )
( )
( )
2
22 ,
ds gse gde gde gse
de se
g C C B C C
Z R R j
A A
ω
ω ω
+ +
= + + − ⋅                      (7) 
( ) ( ) ( )2 22 2 ,gde dse gse gde gse dse ds gse gdeA C C C C C C g C Cω ω= + + + +  
.gde dse gse gde gse dseB C C C C C C= + +  
In the cold bias condition, gds is negligibly small. Assuming it, real parts of the Z-parameters in high frequen-
cy can be approximated as 
[ ]11 ,ge seZ R Rℜ = +                                    (8) 
[ ] [ ]12 21 ,seZ Z Rℜ =ℜ =                                  (9) 
[ ]22 .de seZ R Rℜ = +                                   (10) 
From these equations, Rge, Rde and Rse can be estimated. In addition, Using Equations (5)-(10) with the same as-
sumption of small gds, imaginary parts of the Z-parameters can be approximated as. 
[ ]11 ,gde dse
C C
Z
Bω
+
ℑ = −                                 (11) 
[ ] [ ]12 21 ,gde
C
Z Z
Bω
ℑ = ℑ = −                                (12) 
[ ]22 .gde gse
C C
Z
Bω
+
ℑ = −                                 (13) 
From these equations, Cgse, Cgde and Cdse can be estimated. 
The intrinsic Y-parameter matrix [ ]intY  can be obtained from the embedded Z-parameter [ ]emZ  matrix of the 
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MOSFET model shown in Figure 2 by using the following equations. 
[ ] ,ge se seext
se de se
R R R
Z
R R R
+ 
=  + 
                             (14) 
[ ] ,gse gde gdeext
gde gde dse
C C C
Y j
C C C
ω
+ − 
=  − + 
                           (15) 
[ ] [ ] [ ]1 .int em ext extY Z Z Y
−
= − −                               (16) 
Based on the equivalent circuit shown in Figure 2(b), the parameters of MOSFET’s intrinsic parts can be 
calculated from relations of real and imaginary parts of Equation (16) as following equations. 
11, 12, ,int intgsi
Y Y
C
ω
   ℑ + ℑ   =                               (17) 
12, ,intgdi
Y
C
ω
 ℑ = −                                  (18) 
11, 12,
1 ,gsi
int int
R
Y Y
 
= ℜ 
+  
                               (19) 
12,
1 ,gdi
int
R
Y
 
= −ℜ 
  
                                 (20) 
21, 0
,m intg Y ω= = ℜ                                   (21) 
22, 0
.ds intg Y ω= = ℜ                                   (22) 
4. Verification of Gate Electrode Model and NQS Effect  
In this work, instead of on-chip high-frequency S-parameter measurement, simulated small-signal S-parameters 
are used with a RF MOSFET model (BSIM4 with GATEMOD = 3 [25]), which can reproduce RF and DC cha-
racteristics well with many parameters for commercial 130-nm CMOS process. This can realize cost-effective 
verification of device models. As narrow gate width under 3 μm has an effect of the interface resistance on the 
gate resistance, NMOS devices with a single finger width of 3 μm and a both-side gate connection are used in 
this work. The embedded Z-parameter [ ]emZ  matrix can be obtained from the simulated S-parameters of the 
device for the maximum frequency of 50 GHz. 
The external gate resistance Rge is extracted by using Equations (5)-(10), and is compared with calculated 
ones by using Equation (4). The results are illustrated in Figure 3. The second term of Equation (4) originates 
from the vertical current paths. To confirm the influence of the vertical current path in Figure 1, we calculated 
Rge with and without the second term (solid and dotted lines in Figure 3, respectively). The values of 
int vpolyR R+  are determined by curve fitting as 12.5 Ωμm
2 which is reasonable value considering the reported 
typical values [11] [23]. From this figure, consideration of the vertical current path becomes significant for small 
gate finger numbers. It is more effective for short-channel devices. 
Based on the extracted external parameters, NQS gate-source resistance Rgsi and transconductance gm are ex-
tracted by using Equations (19) and (21). In this parameter extraction, to neglect high-order NQS effect [26] and 
delays in transconductance and drain conductance [8], the maximum frequency is set to 6.5 GHz. Figure 4 
shows the dependence of Rgsi on drain-source voltage VDS at the gate-source overdrive voltages 0.4GS THV V− =  
V and 0.8 V for various gate lengths. In saturation region ( DS GS THV V V> − ), Rgsi has little VDS dependence. 
Figure 5 shows Elmore constant κ obtained from extracted Rgsi and gm with Equation (1) as a function of gate 
length. As mentioned above, κ is around 5 for L > 1 μm. For L < 1 μm, it decreases to about 3, which may origi-
nate from velocity saturation [27]. The small-signal local channel conductance in the velocity saturation region  
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Figure 3. Extracted and calculated values of gate resistance Rge versus the number of gate figners Nf (L = 140 nm, Wf = 3 
μm, both-side gate connection). 
 
 
(a)                                                         (b) 
Figure 4. Extracted values of NQS gate-source resistance Rgsi of NMOS devices with gate length L = 140; 500; 1000; 2000 
and 5000 nm at gate-source overdrive voltages (a) VGS − VTH = 0.4 V and (b) VGS − VTH = 0.8 V (gate width is 120 μm (3 
μm × 40 fingers), both-side gate connection). 
 
 
Figure 5. Gate length dependence of extracted Elmore constants κ. 
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is smaller than in the non-velocity-saturation source-side region. However, the value of κ around one, as re-
ported in previous works [8] [17], could not be confirmed even for minimum gate length (L = 140 nm) in this 
work. We guess the κ for short-channel devices may have a dependence on channel-length modulation, drain- 
induced barrier lowering, and so on, which show significant and complicated dependence on device structure. 
5. Conclusion 
In this work, the gate electrode resistance of MOSFET and NQS effect are analyzed using 130-nm CMOS 
process. The vertical current paths between silicide layer and poly-silicon are considered in MOSFET. The ver-
tical current paths are not effective in the devices with large channel area, but become more significant as the 
channel area decreases. The gate electrode resistance including vertical current paths can reproduce well the 
practical RF characteristics. With the scaling of CMOS technology, this effect is not considered till now in RF 
CMOS circuit designs, but it has a significant effect in the design of multi-band and wide-band CMOS LNAs. 
By careful separation of the above gate electrode resistance and the NQS effect, the intrinsic small-signal para-
meters were extracted. The high-accuracy analysis considering physical characteristic with the vertical elements 
is verified. Elmore constant of the NQS gate-source resistance (κ) about five was confirmed for the long-channel 
devices, while it decreases down to about three for the short-channel devices. The value of κ around one, re-
ported in previous works, could not be confirmed even for minimum gate length in this work. The NQS effect in 
short-channel devices may have significant and complicated dependence on device structure. For further studies, 
the analyses on various processes with various device structures are more required for RF CMOS circuit de-
signs. 
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Appendix 
The lumped elements of MOSFET's horizontal and vertical gate resistance can be composed as like Figure 1(b). 
The steady state at the angular frequency ω in only the gate electrode on the channel ( 0 ~ fz W= ) is considered 
now. Using Equation (2), the admittance of vertical terms for signal propagation length dz on the gate electrode 
surface is expressed as vpY dz . The signal voltage ( )v z  and current ( )i z  on the gate electrode surface can be 
obtained by solving the following differential equations 
( ) ( ) ,sili
dv z
R i z
dz
= −                                    (23) 
( ) ( ).vp
di z
Y v z
dz
= −                                    (24) 
Thus, the voltage ( )v z  and current ( )i z  can be expressed as 
( ) ,z zv z V e V eγ γ−+ −= +                                  (25) 
( ) ( ) ,vp z zYi z V e V eγ γ
γ
−
+ −= −                                (26) 
where γ  is given by 
.sili vpR Yγ =                                    (27) 
The boundary conditions to obtain V+ and V− in case of a single-side gate connection ( ( )0 gsv v= , ( ) 0fi W = ) 
gives the gate electrode impedance as ( ) ( )0 0gZ v i= . Similarly, in case of a both-side gate connection 
( ( ) ( )0 f gsv v W v= = ), the gate electrode impedance can be obtained as ( ) ( ) ( )( )( )0 0g fZ v i i W= + − . As a re-
sult, the gate electrode impedance is given by 
( )coth
1
3
1 ,
3
g f
vp
sili f
vp f
int vp
sili f
gc f
kZ k W
Y
k R W
Y W
k R W
j C LW
γ
γ
ρ ρ
ω
=
≈ +
+
≈ + +
                          (28) 
where k is 1 and 1/4 for a single-side and a both-side gate connections, respectively. The approximation is valid  
for 1sili vp fR Y W  . The second and third terms of Equation (28) contribute to the gate electrode resistance. 
 
 
